Pentacene-Based Low-Leakage Memory Transistor with Dielectric/Electrolytic/Dielectric Polymer Layers

Wonjun Choi, Seok Hwan Noh, D. K. Hwang, Jeong-M. Choi, Sungjin Jang, Eugene Kim, and Seongil Im

Department of Information and Display, Hongik University, Seoul 121-791, Korea

We report on the pentacene memory thin-film transistors (TFTs) with a poly-4-vinylphenol (PVP)/poly(vinylidene fluoride/trifluoroethylene) (P(VDF/TrFE))/PVP triple-layer gate insulator. The top PVP dielectric in the triple layer was intended to provide a smooth hydrophobic surface to ensure good crystalline growth of pentacene channel, while the bottom PVP was for leakage protection. The middle P(VDF/TrFE) layer, known as ferroelectric material, revealed an electrostatic or ion movement signature rather than ferroelectric in our sandwich form of organic insulator. Our TFTs showed remarkably reduced leakage current, good memory window (large threshold voltage shift under slow gate-bias swing), and good field-effect mobility (0.2 cm²/V s). Retention time for the electrostatic memory effects was measured to be more than 10⁴ s under a constant-read condition.

Experimental

A 45 nm thick PVP film on a cleaned indium-tin-oxide (ITO, 30 Ω/□) glass was prepared from 2 wt % solutions of PVP by spin casting and subsequent curing at 175 °C for 1 h in a vacuum oven. Then, 140 nm thick P(VDF/TrFE) ferroelectric film was spin-coated on the thin PVP using a 6 wt % solution of P(VDF/TrFE) 75/25 mol % copolymer and cyclohexane, and then the film went through curing at 140 °C for 2 h in air. After that, a 240 nm thick PVP overlayer was spin-coated on the P(VDF-TrFE) with 8 wt % solutions of PVP, followed by curing at 155 °C for 1 h in a vacuum oven and subsequent in situ oven cooling. Pentacene channels were then patterned on our triple-layer insulator through a shadow mask at room temperature by thermal evaporation. The Au source/drain electrodes were finally deposited by thermal evaporation. The schematic cross-sectional view of Fig. 1a shows the triple-layer insulator and the channel with a nominal length (L) of 90 μm. The width/length (W/L) ratio of our TFTs was ~5.56. All electrical characterizations were carried out with a semiconductor parameter analyzer (model HP 4155C, Agilent Technologies) and a capacitance meter (Mode HP 4284, 1 MHz) in the dark at room temperature. Displacement charge density-electric field (D-E) measurements [by using the same measurement technique as that for polarization-electric field (P-E) measurement] have also been carried out with the single P(VDF-TrFE) and the triple-layer insulator by using Sawyer–Tower circuits. The thicknesses of the films were confirmed by a surface profiler (Alpha-Step IQ).

Results and Discussion

Figures 1b and c show the capacitance-electric field (C-E) and current-density-electric field (J-E) characteristics of P(VDF/TrFE) single layer (140 nm thick) and our PVP/P(VDF/TrFE)/PVP triple layer as obtained from 300 μm diameter Al/insulator/ITO structures. The capacitance of the 140 nm thick P(VDF/TrFE) film varied from 43 to 63 nF/cm², so that the dielectric constant (κ_D) of the P(VDF/TrFE) film ranged from 6.7 to 9.9. The peaks of capacitance (Fig. 1b inset) and displacement current density (Fig. 1c inset) were observed at the same electric field, which must have shown the ferroelectric switching of the P(VDF/TrFE) film during voltage sweeps between ~100 and 100 MV/m. From the peak positions of the C-E and J-E curves, the coercive field (E_c) of our P(VDF/TrFE) film was determined to be 50 MV/m. Based on the coercive field of P(VDF/TrFE) and the following equation, the coercive voltage (V_c) for our 240 nm thick PVP/140 nm thick P(VDF/TrFE)/45 nm thick PVP triple layer was worked out to be ±43 V (102 MV/m)

\[ V_{c}^{\text{triple-layer}} = E_{c}^{\text{PVP}} \left( \frac{k_{1}\varepsilon_{0}k_{12}\varepsilon_{22}}{k_{1}k_{12}} + \frac{k_{2}\varepsilon_{12}}{k_{2}} \right) \]

where \( k_{1} \), \( k_{2}, \) and \( k_{EF} \) are the dielectric constants (−3.9)⁹,¹⁰ of the two PVPs and that (−9.9) of P(VDF/TrFE) films, respectively, and \( t_{1}, t_{2}, \) and \( t_{EF} \) are the respective thicknesses. Under an appropriate E-field range (±40 V) near coercive value, however, we could not observe any ferroelectric switching signature from our triple layer in the C-E and J-E measurements at all, while the triple layer resulted in 3 orders of magnitude lower leakage current density than that of the single P(VDF/TrFE) layer. The reason for losing ferroelectric signature is mainly attributed to the depolarization field caused by the dielectric PVP layers sandwiching our ferroelectric layer. Instead, we found an interesting feature of the displacement-charge variation with E-field sweeping period from both the single- and triple-layer samples. According to D-E measurements as shown in Fig. 2a, the displacement charge density (D) in the single P(VDF/TrFE) layer showed E-field dependent saturation under a fast sweeping rate of 11 V/s (7 MV/m s) and also showed its remnant value of...
Our NVM-TFT with a PVP/P(VDF/TrFE)/PVP triple layer displayed a good hysteresis memory window as shown in the drain current-gate voltage ($I_D-V_G$) characteristics of Fig. 4a. [We also fabricated a reference TFT with only a P(VDF/TrFE) layer, but its device performance was too inferior to present here: a low mobility of $10^{-4}$ cm$^2$/V s and high gate leakage of a few μA.] The memory hysteresis of our NVM-TFT with a triple layer was only observed by adopting a high voltage range ($V_G = \pm 50$ V) and a slow sweeping.

$\sim 5.5$ μC/cm$^2$, while the remnant $D$ increases up to $8$ μC/cm$^2$ under a much lower rate of 0.9 V/s (0.5 MV/m s). According to Fig. 2b, unlike the case of the single layer, our triple layer did not show any charge-saturation behavior under fast sweeping even when a higher $E$-field than coercive one was applied. However, under a slow $E$-field sweep the $D$-$E$ curve appeared saturated and the remnant $D$ value in our triple layer became as large as $2$ μC/cm$^2$, although it was only $\sim 0.1$ μC/cm$^2$ under the fast rate (Fig. 2b). These $D$-$E$ results of Fig. 2a and b mean that our triple layer does not possess any ferroelectric properties, and moreover, the P(VDF/TrFE) component contains some electrolytic ions inside, so that those ions slowly move toward the PVP/P(VDF/TrFE) interfaces under the long-term $E$-field sweep, resulting in a considerable density-of-displacement charge [see the arrows indicating more than $\sim 2$ μC/cm$^2$, which is in fact about the same magnitude of $D$ increase as in the single P(VDF/TrFE) component (Fig. 2a)].

Figures 3a and b exhibit atomic force microscopy (AFM) images of pentacene films deposited on PVP and P(VDF/TrFE), respectively. Figure 3a shows the surface of typical crystalline pentacene with large dendritic grains, promising a high field-effect mobility of our pentacene channel as deposited on PVP, the top element of the triple-layer dielectric. According to Fig. 3b, however, such good crystallinity of the pentacene channel could not be achieved on P(VDF/TrFE), the intermediate element of the triple layer. Small-sized grains of pentacene were only observed after they were grown on the P(VDF/TrFE). Figures 3c and d show the AFM surface images of the top PVP and intermediate P(VDF/TrFE) layers, respectively. The root-mean-square (rms) surface roughness of 140 nm thick P(VDF/TrFE) film as $\sim 3.28$ nm, while the 240 nm PVP overlayer improves the rms value to 0.7 nm. Therefore, the PVP overlayer is indispensable for achieving a good crystalline pentacene for high channel mobility and reducing gate-leakage current as well.

Our NVM-TFT with a PVP/P(VDF/TrFE)/PVP triple layer displayed a good hysteresis memory window as shown in the drain current-gate voltage ($I_D-V_G$) characteristics of Fig. 4a. [We also fabricated a reference TFT with only a P(VDF/TrFE) layer, but its device performance was too inferior to present here: a low mobility of $10^{-4}$ cm$^2$/V s and high gate leakage of a few μA.] The memory hysteresis of our NVM-TFT with a triple layer was only observed by adopting a high voltage range ($V_G = \pm 50$ V) and a slow sweeping.
rate (0.9 V/s), while no hysteresis was shown in a small sweeping range of −20 to 10 V under the same rate. In the present study, however, we could observe the memory effects within the small voltage range from −20 to 10 V by initially pulsing our device with −50 V gate bias for 10 s (write, program) and then with +50 V for the same period (erase). Figure 4b displays the $I_D$–$V_G$ curves of our pristine TFT and those of gate-pulsed devices (both write and erase) as obtained by gate hysteresis sweep from −20 to 10 V. As estimated from Fig. 4b, the typical field-effect mobility ($\mu_{\text{FE}}$) was 0.2 cm$^2$/V s, which is quite high for organic NVM-TFTs. According to our $I_D$–$V_G$ curves, the threshold voltage ($V_{\text{th}}$) of the pristine device was −8 V, but it shifted to +5 V ($\Delta V_{\text{th}} = 13$ V) after write pulse, while the $V_{\text{th}}$ shifted to −15 V ($\Delta V_{\text{th}} = 7$ V) for erase. The values of $V_{\text{th}}$ shift were reversibly sustained even under 10 times of repeated gate-voltage sweeps (between −20 and 10 V), so that the $I_D$–$V_G$ curve trace was almost precisely overlapped on the full-scale memory characteristics in Fig. 4a. Such write and erase (memory) effects were simply re-examined from the $I_D$–$V_D$ output curves of pristine, write-pulsed, and erase-pulsed devices, as displayed in Fig. 4c. Our pentacene-based NVM-TFT shows a maximum saturation current of ~6.5 μA (at $V_G = V_D = −20$ V) in the write state (after −50 V pulse on gate), while the maximum $I_D$ current of the pristine was ~1.5 μA. However, the same device showed less than 0.4 μA after an erasing pulse of +50 V. Figure 4d shows data-retention properties of our NVM-TFT, which were regarded here as duration periods for the write- and erase-state $I_D$ under zero gate bias ($V_G = 0$) conditions with a constant drain voltage ($V_D$) of −1 V. The pristine TFT was biased at $V_G = ±50$ V for 10 s prior to the measurement of the time evolution of the $I_D$ for write and erase state. The write/erase state current ratio changed from 100 to 30 within $10^4$ s (~3 h). The gradual loss of retention must be due to the slow ion movement inside the intermediate P(VDF/TrFE) layer under $V_D = −1$ V. Although we do not clearly know the identities of electrolytic ions inside, it is regarded that these electrolytic or ionic memory effects may provide useful device applications such as pulse-induced $V_{\text{th}}$ modification for coupled organic inverter.

**Conclusion**

In summary, we have fabricated pentacene NVM-TFTs with PVP/P(VDF/TrFE)/PVP triple-gate insulators on ITO/glass substrate. Our memory TFT with the triple layer showed a high mobility of 0.2 cm$^2$/V s along with much lower leakage current density than that of single P(VDF/TrFE). Due to a depolarization field, our
NVM-TFT did not show any ferroelectric memory effects but displayed a good electrolytic memory window and large \( V_{\text{Th}} \) shift that are obtained by ion movement under long-term pulse (10 s). We thus believe that decent retention and good \( V_{\text{Th}} \) modification properties of our device can provide some promising and specific future applications.

**Acknowledgments**

This research was performed with financial support from KOSEF (program no. 2002-03177 and R01-2006-000-11277-0) and support from the Brain Korea 21 Program.

*Yonsei University assisted in meeting the publication costs of this article.*

**References**